



(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
21.07.2004 Bulletin 2004/30

(51) Int Cl.7: **G03F 7/30**

(21) Application number: **97103635.5**

(22) Date of filing: **05.03.1997**

(54) **Resist develop process having a post develop dispense step**

Photolack-Entwicklungsverfahren, das eine zusätzliche Anwendung der Entwicklerflüssigkeit einschliesst

Procédé pour le développement d'une réserve comprenant une application additionnelle du liquide de développement

(84) Designated Contracting States:
DE FR GB

(30) Priority: **05.03.1996 US 610981**

(43) Date of publication of application:
10.09.1997 Bulletin 1997/37

(73) Proprietors:
• **KABUSHIKI KAISHA TOSHIBA**
Kawasaki-shi, Kanagawa 212-8572 (JP)
• **International Business Machines Corporation**
Armonk, NY 10504 (US)

(72) Inventors:
• **Shibata, Tsuyoshi**
Fishkill, NY 12524 (US)
• **Lehner, Eric Alfred**
Wappinger Falls, NY 12590 (US)

(74) Representative: **Zangs, Rainer E., Dipl.-Ing. et al**
Hoffmann Eitle,
Patent- und Rechtsanwälte,
Arabellastrasse 4
81925 München (DE)

(56) References cited:
WO-A-91/18322 **GB-A- 2 166 254**
JP-A- 6 077 124 **US-A- 5 571 644**

- **PATENT ABSTRACTS OF JAPAN** vol. 18, no. 266 (E-1551), 20 May 1994 & JP 06 045244 A (MITSUMI ELECTRIC CO LTD), 18 February 1994,
- **PATENT ABSTRACTS OF JAPAN** vol. 096, no. 006, 28 June 1996 & JP 08 044075 A (CANON INC), 16 February 1996,

Remarks:

The file contains technical information submitted after the application was filed and not included in this specification

EP 0 794 463 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

[0001] The invention generally relates to a resist develop process and, more particularly, to a resist develop process which utilizes a post develop dispense (PDD) step.

[0002] Photolithography employing a resist film is applied to fabricating electronic devices, such as semiconductor devices. A substrate is coated with a layer of resist material to form a photoresist thereon. The layer of resist material typically comprises a polymer with additives, such as radiation sensitizers, plasticizers, and adhesion promoters. The substrate can be a semiconductor wafer from which integrated circuit chips are formed or a module used to support and interconnect semiconductor integrated circuit chips.

[0003] The resist layer is exposed patternwise to electromagnetic radiation to change the solubility of portions of the resist layer. The resist layer is developed with solvents which remove the soluble portions of the resist layer leaving the substantially insoluble portions and uncovering parts of the substrate for further processing. The substrate is then typically subjected to etching or deposition processes.

[0004] There are two general types of resists, positive and negative. During the exposure step, the areas on a negative resist exposed to light undergo polymerization and change from being soluble to being substantially insoluble. In contrast, areas on a positive resist exposed to light undergo photosolubilization and change from being substantially insoluble to soluble. Positive resists are the resists of choice for fabrication area processing of state-of-the-art circuits because they have a better resolution capability than negative resists. Accordingly, positive resists can resolve smaller openings due to the smaller size of the polymers therein. However, there are many devices with image sizes greater than 5 μm for which negative resists can be used.

[0005] After a wafer has been aligned and exposed, it is subject to a development process. During the development process, an exposed photoresist film having the predetermined pattern is developed with a developer to remove resist film to form a predetermined pattern of photoresist film on the wafer. Referring to FIGS. 1A to 1D, a conventional resist develop process consists of a developer dispense step (puddle forming step) as shown in FIG. 1A, a puddle develop step as shown in FIG. 1B, a water rinse step as shown in FIG. 1C, and a spin dry step as shown in FIG. 1D. As used herein, "puddling" refers to retaining a developer in a puddle by surface tension over the surface of a workpiece and "puddle develop" refers to a developing process using a developer puddle formed by puddling.

[0006] In developing an exposed resist film 2 formed on a semiconductor wafer 1, the wafer 1 is mounted on a vacuum wafer chuck 3 as shown in FIG. 1A. A developer 4 is spread in the developer dispense step by a nozzle 5 or the like over the surface of the resist film 2

to cover the surface of the wafer 1. The developer 4 is retained in a puddle by surface tension over the surface of the resist film 2 and the wafer 1 as shown in FIG. 1B.

[0007] After the puddle develop step, the wafer surface is rinsed with water as shown in FIG. 1C. In particular, the wafer chuck 3 holding the wafer 1 rotates while water 7 is dispensed from the nozzle 8. Immediately following the rinse step, the rotational speed of the wafer chuck 3 increases to a higher speed to dry the wafer 1 as shown in FIG. 1D. However, some of the resist which dissolves in the developer may precipitate during the water rinse step in water and harden and dry on the wafer surface because the resist is insoluble.

[0008] Consequently, a bridging problem often results since precipitant can stick to the wafer. Bridging is a condition where two patterns are connected by a thin layer of photoresist. Bridging can result from overexposure, a poor mask definition, or a resist film that is too thick. This type of defect has a substantial negative impact on the open/short yields for L/S (line/space) structures.

[0009] FIG. 2A shows an example of bridging which occurs when a positive resist and a clear (or light) fields mask are used or when a negative resist and a dark field mask are used. The hatched regions 11 in FIG. 2A represent a so-called "island", which are not removed during the develop process. The shaded regions 12 represent precipitant which has bridged adjacent islands which causes short circuiting.

[0010] FIG. 2B shows an example of bridging which occurs when a positive resist and a dark field mask are used or when a negative resist and a clear field mask are used. The hatched regions 13 in FIG. 2B represent a photomasking "hole" on the surface of the substrate. The shaded regions 14 represent precipitant which has filled an area of a hole which can cause open circuits to form.

[0011] Resist bridging has generally taken place during prior art fabrication processes. However, other factors in the fabrication processes have tended to have a greater impact on product yield. As processing methods have improved and devices have become smaller and smaller, resist bridging has become an increasingly larger problem and an important consideration in determining how to increase yields. More particularly, with smaller devices resist bridging becomes a substantial contributor to reducing yield.

[0012] WO 91 18322 A discloses the development of a resist using more than one puddle deposition step.

[0013] US-A-5 571 644 (corresponding to JP-A-6 077 124) discloses a resist development process for manufacturing a semiconductor device whereby a first developing solution is applied to the wafer, followed subsequently by further dispensations of developers differing from the first developer in temperature. The disclosed process is accompanied by a necessary temperature control in addition to a control of the amount of the developer dispensed by making use of controlled valves and in addition to a control of the dispense time by using

predetermined speeds of the development.

[0014] JP 6 077 124 A and JP 6 045 244 A disclose resist develop processes for manufacturing a semiconductor device comprising the steps of: dispensing a first developer on a semiconductor wafer coated with a resist to form a puddle; developing the resist on the wafer surface by dissolving portions of the resist in the first developer; and dispensing a second developer onto the wafer surface while rotating the wafer to reduce the concentration of the first developer containing dissolved portions of the resist on the wafer surface without forming another puddle.

[0015] Starting from the last-mentioned document, it is the object of the present invention to substantially eliminate bridging which occurs in the resist develop process.

[0016] This object is solved by a process as defined in independent claim 1. The dependent claims 2 to 16 define particular embodiments of the present invention.

[0017] The present invention will now be described in more detail with reference to preferred embodiments of the invention, given only by way of example, and illustrated in the accompanying drawings in which:

FIGS. 1A to 1D show the steps involved in a conventional resist develop process;

FIGS. 2A and 2B illustrate an exemplary bridging problem which can occur during conventional resist develop process;

FIGS. 3A to 3E illustrate an exemplary resist develop process;

FIG. 4 shows a flow diagram representing the steps of an illustrative embodiment;

FIG. 5 shows the number of physical defects which occur for resist develop process of the present description and the conventional resist develop process; and

FIG. 6 shows the number of electrical defects which occur for resist develop process of the present description and a resist develop process that does not employ a post develop dispense step.

[0018] The present invention is discussed below with reference to a positive resist develop process, although the same principles can easily be applied to fabrication processes which employ negative resists. Also resists having various types of solvents, sensitizers, and additives can be used in the process according to the present invention such as chemically amplified resists. For purposes of this description, it is to be assumed that the polarity of the mask corresponds to that of a light field mask. It is to be understood that a similar process may be implemented with a dark field mask with alterations which are apparent to those skilled in the art.

[0019] A resist develop process includes at least the following steps: 1) dispensing developer on a resist on a wafer to form a puddle as shown in FIG. 3A; 2) dissolving exposed portions of the positive resist in the de-

veloper during a puddle develop step as shown in FIG. 3B; and 3) after development, dispensing additional developer onto the resist on the wafer in a post develop dispense (PDD) as shown in FIG. 3C without forming another puddle. Thereafter, the surface of the wafer may be rinsed with deionized water as shown in FIG. 3D, and the surface of the wafer may undergo a spin dry step to dry the wafer as shown in FIG. 3E for further processing such as etching. A flow diagram showing the method of the present invention is shown in FIG. 4.

[0020] In the step of dispensing developer of FIG. 3A, a developer 4 is dispensed via a nozzle 5, forming a puddle in which the resist 2, e.g., photoresist, is soluble. The unpolymerized or exposed portions of the resist 2 dissolve in the developer 4 which is typically a nonionic solution including TMAH, but may be any nonionic solution known in the art. In the puddle develop step, a puddle 6 of developer forms with all the exposed portions of the resist dissolved therein as shown in FIG. 3B. In this state, the wafer 1 is held stationary to develop the resist. The developer dispense step and puddle develop step may be carried out three or more times prior to the PDD step.

[0021] According to an alternative embodiment, a spin dry step, as shown in FIG. 3E may be inserted between the puddle develop step and the developer dispense step. Preferably, the puddle developer should not be completely spin dried to avoid having precipitant of the resist sticking to the wafer which can cause bridging.

[0022] Following the develop step, the PDD step replaces the original developer 4 with fresh developer 9 before the water rinse step as shown in FIG. 3D. With a positive resist, exposed portions of the resist dissolve in the developer 4 during development. By applying additional developer 9, original developer 4 containing the dissolved resist may be replaced. When a puddle has developed and resist dissolves into the developer 4 during the puddle develop step, the concentration of dissolved resist tends to form precipitant which precipitates during rinsing causing bridging. By introducing new developer in the PDD step, the concentration of dissolved resist is reduced and by spinning the wafer, the concentrated or loaded developer is removed. Thus, the PDD step prevents the resist from precipitating onto the surface of the semiconductor wafer 1 and forming bridges between the polymerized (i.e., unexposed) portions of resist on the wafer by replacing the original developer 4 quickly. The PDD step quickly replaces the resist containing developer used for puddle development with a fresh developer prior to rinsing. The idea is for the fresh developer to contain no resist during the deionized water rinse step, since the resist is insoluble in water.

[0023] During the PDD step, the additional developer 9 is dispensed from the nozzle 10 while the wafer chuck 3 spins. It is necessary to regulate the amount of developer 9 dispensed, the dispense time, and the rotating speed. For example, a sufficient level of developer absorption must occur, but not so much that another pud-

die develops. According to an illustrative embodiment, the additional developer 9 is dispensed during a period of less than or equal to five seconds onto an $203,2 \times 10^{-3}$ m (= eight inch) wafer 1, while the wafer chuck 3 rotates at a rate of at least 100 revolution/min. to satisfy the aforementioned considerations. Preferably, an amount of approximately 25 milliliters of developer 9 is dispensed for about two seconds while the wafer chuck 3 spins at a rate of approximately 1000 revolution/min. The PDD time should not be so long as to cause chemical deposition uniformity to worsen or to consume unnecessary quantities of developer.

[0024] The developer 9 added during PDD does not have to be the exact same developer used in the developer dispense and puddle develop steps. The only requirement is that the additional developer 9 be compatible with both the water and the resist. For example, the TMAH used in the PDD step may have higher or lower normality than the developer used in the puddle develop step. Also, the additional developer 9 may contain more or less surfactant than the developer used in the puddle develop step. The choice of what substance to use for the additional developer 9 is based on the desired characteristics of the developer.

[0025] Following the PDD step, the wafer 1 is rinsed with a deionized water rinse 7 dispensed from the nozzle 8 while the wafer chuck 3 rotates the wafer 1 as shown in FIG. 3D. According to the invention, the PDD step and water rinse step are carried out in a simultaneous manner. The only caveat is that the dispensing of the additional developer 9 must start earlier than the water rinse step.

[0026] Typically, different dispense nozzles are used for the PDD step and water rinse step. The dispense nozzle may be any type known in the art such as a stream or spray type. However, spray nozzles tend to create bubbles in the developer during dispensing.

[0027] Following the water rinse step, the wafer chuck 3 can be rotated at an appropriate speed to spin dry the wafer as shown in FIG. 3E. Thereafter, additional processing as desired may be carried out.

[0028] FIG. 5 shows the difference in physical defects between the resist develop process according to the present description with the PDD and the conventional resist develop process. The number of resist bridging which occur under a developing condition where the developer dispense step and puddle develop step are repeated three times (triple puddle) is shown as is a developing condition where the developer dispense step and puddle develop step are repeated four times (quadruple puddle). The improvement realized by the present description in the number of physical defects is quantifiably substantial as shown by FIG. 5.

[0029] To test the electrical effectiveness of the present invention, open and short tests were performed on $0.25 \mu\text{m}$ line and space structures whose area corresponds to a 256M DRAM chip. There are 52 chips on an $203,2 \times 10^{-3}$ m (= 8 inch) wafer. Each chip contains

sixteen 16M blocks which form a 256M DRAM when functioning together. For the 256M DRAM to be functional, all of its 16 blocks must be functional. Open and short tests were performed on all 16M blocks. FIG. 6 shows the 16M and 256M yield for both a triple and quadruple puddle using a manufacturing process without the PDD step (T-Puddle and Q-Puddle) and a manufacturing process using the PDD step according to the present invention for both a triple and quadruple puddle (PDD + T-Puddle and PDD + Q-Puddle).

[0030] The present invention is particularly advantageous for small line/space arrangements with, for example, gate levels and metal wiring leads, although not limited thereto. Bridging becomes more of a concern as the line/spacing arrangement become increasingly smaller. Thus, the improvement in physical and electrical defects between the present invention and conventional methods is more pronounced with small line/space arrangements.

Claims

1. A resist develop process for manufacturing a semiconductor device comprising the steps of:

dispensing a first developer (4) on a semiconductor wafer (1) coated with a resist (2) to form a puddle (6);

developing the resist on the wafer surface by dissolving portions of the resist in the first developer; and

dispensing a second developer (9) onto the wafer surface while rotating the wafer (1) to reduce the concentration of the first developer containing dissolved portions of the resist on the wafer surface without forming any puddle; and

rinsing the wafer (7) surface with water,

characterized in that said step of rinsing the wafer (7) surface with water and said step of dispensing the second developer (9) onto the wafer surface are carried out in a simultaneous manner with the only caveat being that the dispensing of the second developer (9) must start earlier than the water rinse step.

2. The resist develop process of claim 1, characterized in that said step of dispensing the second developer (9) occurs in a period of less than or equal to five seconds.
3. The resist develop process of claim 2, characterized in that the period is two seconds.

4. The resist develop process of claim 3, **characterized in that** twenty-five milliliters of the second developer (9) is dispensed during the period.
5. The resist develop process of any of the claims 1 to 4, **characterized in that** said step of dispensing the second developer (9) includes dispensing the second developer (9) while the wafer (1) rotates on a wafer chuck (3) at a rate of at least 100 revolutions per minute.
6. The resist develop process of claim 5, **characterized in that** the rate is 1000 revolutions per minute.
7. The resist develop process of any of the claims 1 to 6, **characterized in that** said steps of dispensing the first developer (4) and developing the resist are repeated at least three times prior to said step of dispensing the second developer (9).
8. The resist develop process of claim 7, **characterized by** further including the step of drying the dissolved portions of the resist between each step of developing the resist (2) and dispensing the first developer (4).
9. The resist develop process of claim 8, **characterized in that** the step of drying does not completely dry the dissolved portions of the resist (2).
10. The resist develop process of any of the claims 1 to 9, **characterized in that** the second developer (9) is different from the first developer (4), but compatible with the wafer (1) and the resist (2).
11. The resist develop process of any of the claims 1 to 10, **characterized in that** the second developer (9) contains a different amount of surfactant than the first developer (4).
12. The resist develop process of any of the claims 1 to 11, **characterized in that** the first developer (4) and the second developer (9) are the same.
13. The resist develop process of any of the claims 1 to 12, **characterized in that** the first developer (4) is tetramethylammonium hydroxide (TMAH) and the second developer (9) is tetramethylammonium hydroxide (TMAH) having a different normality than the first developer (4).
14. The resist develop process of any of the claims 1 to 13, **characterized in that** the resist is chemically amplified.
15. The resist develop process of any of the claims 1 to 14, **characterized in that** said step of dispensing the second developer (9) includes spinning a wafer

chuck (3) holding the wafer (7) to remove the first developer with the dissolved portions of the resist (2).

- 5 16. The resist develop process of any of the claims 1 to 15, **characterized by** using a semiconductor device having small line/space structures.

10 Patentansprüche

1. Ein Abdeckungsentwicklungsprozess zum Herstellen einer Halbleitervorrichtung, die Schritte umfassend:

Verteilen eines ersten Entwicklers (4) auf einem Halbleiter-Wafer (1), der mit einer Abdeckung (2) beschichtet ist, um eine Lache (6) zu bilden;

Entwickeln der Abdeckung auf der Wafer-Oberfläche durch Lösen von Teilen der Abdeckung in dem ersten Entwickler; und

Verteilen eines zweiten Entwicklers (9) auf der Wafer-Oberfläche, während der Wafer (1) rotiert, um die Konzentration des ersten Entwicklers zu reduzieren, der gelöste Teile der Abdeckung auf der Wafer-Oberfläche enthält, ohne eine Lache zu bilden; und

Spülen der Wafer-(7)Oberfläche mit Wasser,

dadurch gekennzeichnet, dass der Schritt zum Spülen der Wafer-(7)Oberfläche mit Wasser und der Schritt zum Verteilen des zweiten Entwicklers (9) auf der Wafer-Oberfläche auf eine simultane Weise ausgeführt werden, mit dem einzigen Vorbehalt, dass das Verteilen des zweiten Entwicklers (9) früher beginnen muss als der Wasserspülschritt.

2. Abdeckungsentwicklungsprozess nach Anspruch 1, **dadurch gekennzeichnet, dass** der Schritt zum Verteilen des zweiten Entwicklers (9) während einer Dauer von weniger oder gleich fünf Sekunden auftritt.

3. Abdeckungsentwicklungsprozess nach Anspruch 2, **dadurch gekennzeichnet, dass** die Dauer zwei Sekunden ist.

4. Abdeckungsentwicklungsprozess nach Anspruch 3, **dadurch gekennzeichnet, dass** fünfundzwanzig Milliliter des zweiten Entwicklers (9) während der Dauer verteilt wird.

5. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 4, **dadurch gekennzeichnet,**

- dass der Schritt zum Verteilen des zweiten Entwicklers (9) Verteilen des zweiten Entwicklers (9) einschließt, während der Wafer (1) auf einem Wafer-Chuck (3) mit einer Rate von wenigstens 100 Umdrehungen pro Minute rotiert.
6. Abdeckungsentwicklungsprozess nach Anspruch 5, **dadurch gekennzeichnet, dass** die Rate 1000 Umdrehungen pro Minute ist.
7. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 6, **dadurch gekennzeichnet, dass** die Schritte zum Verteilen des ersten Entwicklers (4) und Entwickeln der Abdeckung wenigstens dreimal wiederholt werden vor dem Schritt zum Verteilen des zweiten Entwicklers (9).
8. Abdeckungsentwicklungsprozess nach Anspruch 7, ferner **gekennzeichnet durch** Einschließen des Schritts zum Trocknen der gelösten Teile der Abdeckung zwischen jedem Schritt zum Entwickeln der Abdeckung (2) und Verteilen des ersten Entwicklers (4).
9. Abdeckungsentwicklungsprozess nach Anspruch 8, **dadurch gekennzeichnet, dass** der Schritt zum Trocknen nicht vollständig die gelösten Teile der Abdeckung (2) trocknet.
10. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 9, **dadurch gekennzeichnet, dass** der zweite Entwickler (9) verschieden von dem ersten Entwickler (4) ist, aber mit dem Wafer (1) und der Abdeckung (2) kompatibel ist.
11. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 10, **dadurch gekennzeichnet, dass** der zweite Entwickler (9) einen unterschiedlichen Betrag eines Tensids als der erste Entwickler (4) enthält.
12. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 11, **dadurch gekennzeichnet, dass** der erste Entwickler (4) und der zweite Entwickler (9) der gleiche ist.
13. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 12, **dadurch gekennzeichnet, dass** der erste Entwickler (4) Tetramethylammonium-Hydroxid (TMAH) ist, und der zweite Entwickler (9) Tetramethylammonium-Hydroxid (TMAH) ist, das eine von der des ersten Entwicklers (4) verschiedene Normalität aufweist.
14. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 13, **dadurch gekennzeichnet, dass** die Abdeckung chemisch verstärkt ist.
15. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 14, **dadurch gekennzeichnet, dass** der Schritt zum Verteilen des zweiten Entwicklers (9) Drehen eines Wafer-Chucks (3), der den Wafer (7) hält, einschließt, um den ersten Entwickler mit den gelösten Teilen der Abdeckung (2) zu entfernen.
16. Abdeckungsentwicklungsprozess nach einem der Ansprüche 1 bis 15, **gekennzeichnet durch** Verwenden einer Halbleitervorrichtung, die kleine Linien/Raumstrukturen aufweist.
- ### 15 Revendications
1. Procédé de développement d'un vernis de masquage pour la fabrication d'un dispositif semi-conducteur, qui comprend les étapes qui consistent à :
- répartir un premier développeur (4) sur une galette de semi-conducteur (1) revêtue d'un vernis de masquage (2), de manière à former une flaque (6),
- développer le vernis de masquage à la surface de la galette en dissolvant des parties du vernis de masquage dans le premier développeur,
- répartir un deuxième développeur (9) à la surface de la galette, tout en faisant tourner la galette (1), pour réduire la concentration du premier développeur contenant des parties dissoutes du vernis de masquage à la surface de la galette, sans former de flaque et
- rincer à l'eau la surface de la galette (7),
- caractérisé en ce que** ladite étape de rinçage de la surface de la galette (7) à l'eau, et ladite étape de répartition du deuxième développeur (9) sur la surface de la galette sont conduites simultanément, la seule précaution étant que la répartition du deuxième développeur (9) doit commencer avant l'étape de rinçage à l'eau.
2. Procédé de développement d'un vernis de masquage selon la revendication 1, **caractérisé en ce que** ladite étape de répartition du deuxième développeur (9) s'effectue en un laps de temps inférieur ou égal à cinq secondes.
3. Procédé de développement d'un vernis de masquage selon la revendication 2, **caractérisé en ce que** le laps de temps est de deux secondes.
4. Procédé de développement d'un vernis de masquage selon la revendication 3, **caractérisé en ce que** vingt-cinq millilitres du deuxième développeur (9) sont répartis pendant le laps de temps.

5. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 4, **caractérisé en ce que** ladite étape de répartition du deuxième développeur (9) comprend la répartition du deuxième développeur (9) pendant que la galette (1) tourne sur un mandrin (3) de galette à une vitesse d'au moins 100 tours par minute. 5
6. Procédé de développement d'un vernis de masquage selon la revendication 5, **caractérisé en ce que** la vitesse est de 1000 tours par minute. 10
7. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 6, **caractérisé en ce que** lesdites étapes de répartition du premier développeur (4) et de développement du vernis de masquage sont répétées au moins trois fois avant ladite étape de répartition du deuxième développeur (9). 15 20
8. Procédé de développement d'un vernis de masquage selon la revendication 7, **caractérisé en ce qu'il** comprend en outre l'étape qui consiste à sécher les parties dissoutes du vernis de masquage entre chacune des étapes de développement du vernis de masquage (2) et de répartition du premier développeur (4). 25
9. Procédé de développement d'un vernis de masquage selon la revendication 8, **caractérisé en ce que** l'étape de séchage ne sèche pas complètement les parties dissoutes du vernis de masquage (2). 30
10. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 9, **caractérisé en ce que** le deuxième développeur (9) est différent du premier développeur (4), mais est compatible avec la galette (1) et le vernis de masquage (2). 35 40
11. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 10, **caractérisé en ce que** le deuxième développeur (9) contient une quantité d'agent tensio-actif différente de celle du premier développeur (4). 45
12. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 11, **caractérisé en ce que** le premier développeur (4) et le deuxième développeur (9) sont identiques. 50
13. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 12, **caractérisé en ce que** le premier développeur (4) est l'hydroxyde de tétraméthylammonium (TMAH) et le deuxième développeur (9) est de l'hydroxyde de tétraméthylammonium (TMAH) d'une autre normalité que le premier développeur (4). 55
14. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 13, **caractérisé en ce que** le vernis de masquage est chimiquement amplifié.
15. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 14, **caractérisé en ce que** ladite étape de répartition du deuxième développeur (9) comprend la mise en rotation rapide d'un mandrin (3) de galette qui retient la galette (7), pour enlever le premier développeur avec les parties dissoutes du vernis de masquage (2).
16. Procédé de développement d'un vernis de masquage selon l'une quelconque des revendications 1 à 15, **caractérisé en ce qu'il** utilise un dispositif semi-conducteur doté de structures en petites lignes ou en petits espaces.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D






FIG. 3E






FIG. 6